

Abstract

The power consumption and area of a programmable logic device formed from programmable logical elements can be reduced.

In a programmable logic device 101 formed from programmable
5 logical elements, there are provided first logical elements 102 and
second logical elements 104 having the same logic as the first logical
elements 102 but having an upper limit of operating speed designed to
be lower than that of the first logical elements 102.